Number 1

IMPLEMENTATION OF FPGA-BASED RISC FOR LNS ARITHMETIC BY SOFTWARE & HARDWARE

Asst. Lecturer N. H. Abbas

Dept. of Elect. College of Eng. - University of Baghdad Baghdad- Iraq

STRACT

Programmable Gate Arrays (FPGAs) have some difficulty with the implementation of ing-point operations. In particular, devoting the large number of slices needed by floating-point incorporating floating point into smaller, less expensive FPGAs. An mative is the Logarithmic Number System (LNS), where multiplication and division are easy fast. LNS also has the advantage of lower power consumption than fixed point. The problem ELNS has been the implementation of addition. There are many price/performance tradeoffs in ELNS design space between pure software and specialised-high-speed hardware. This paper cases on a compromise between these extremes, and on a small RISC core design (loosely mered by the popular ARM processor) in which only 4 percent additional investment in FPGA surces beyond that required for the integer RISC core more than doubles the speed of LNS interest of a pure software approach. This approach shares resources in the data path of mon-LNS parts of the RISC so that the only significant cost is the decoding and control for the instruction. The preliminary experiments suggest modest LNS-FPGA implementations, like algorithms under consideration, are more cost effective than pure software and can be as cost as more expensive LNS-FPGA implementations that attempt to maximise speed.

الخلاصة

ترتيبات بوابة برمجة المجال (FPGAs) عندها بعض الصعوبة بتطبيق عمليات النقطة الطائفة. خاصة، يكرس عدد كبير للشرائح التي يحتاجها المضروبون فيهم للنقطة الطائفة ويحرم دمج النقطة في ترتيبات بوابة برمجة المجال الى اصغر واقل كلفة . خيار اخر هو نظام العدد اللو غاريتمي (ك حيث الضرب والقسمة نتمان بسهولة وبسرعة . نظام العدد اللو غاريتمي (LNS) له فائدة اخرى هي الواطيء للقدرة مقارنتا بالنقطة الطائفية . المشكلة مع نظام العدد اللو غاريتمي (LNS) هي في بناء الجمع هذاك العديد من المقايضات بين السعر والاداء في نظام العدد اللو غاريتمي (LNS) هي في بناء تصحيحي بين البرامج الصافية واجهزه خاصة سريعة . هذه المنشورة تركز على المساومة بين النهاي تصحيحي بين البرامج الصافية واجهزه خاصة سريعة . هذه المنشورة تركز على المساومة بين النهاي المتمار %4 اضافي في مصادر ترتيب بوابة برمجة المجال عن المطلوبة لتصميم RISC core الستثمار %4 اضافي في مصادر ترتيب بوابة برمجة المجال عن المطلوبة لتصميم RISC core السرعة نتضاعف لجمع في نظام العدد اللوغاريتمي (LNS) مقاربة مع مي

N. H. Abbas

IMPLEMENTATION OF FPGA-BASED RISC FOR LNS ARITHMETIC BY SOFTWARE & HARDWARE

تي اخترناها تحصل فيها مشاركة بالمصادر في طريق البيانات لغير جزء من نظام العدد اللوغارتمي RISC - ان الكلفة مهمة في فك الجفرة والسيطرة على ايعاز ال LNS. في تجاربي الأولية اقترحت بناء LNS - FPG معتدل الذي هو اكثر فعالية للكلفة عنه عن البرنامج الصافي واذا مارفعنا الكلفة فانه سوف - حسل على سرعة اعلى .

KEY WORDS

Addition, ARM, Interpolation, Logarithmic Number System, Low-power Arithmetic, RISC Verilog.

INTRODUCTION

The Logarithmic Number System (LNS) uses inexpensive hardware for multiplication: an adde [Pal 2000]. This is possible because the sum of logarithms is the logarithm of the product log(x)+log(y)=log(x y). LNS can be more cost effective and less power-hungry than fixedfloating-point for multiply-intensive signal-processing applications, including sound and screen computations (constrained by the limited resources of portable communication devices like WAP phones) where moderate accuracy is acceptable [Kadlec].

However, reultiplication is not the only arithmetic operation such multimedia applications require There is usually about an equal mix of addition and multiplication. One approach would be convert to the logarithmic format only for multiplication, and convert back to conventional fine point for the summation [Pan 1999]. This has two drawbacks: two conversions, each requiring look-up table (LUT), are required at each multiplication, and the resulting fixed-par representations often requires more bits (and correspondingly more power for transmission). fact, logarithmically-based formats, such as µ-law encoding, have been used in telecommunication for decades because of the compression they afford compared to fixed-point methods like PCM.

For the multimedia and signal-processing applications are interested in, the number of input value given to an algorithm is much smaller than the number of additions and multiplications performe on these values. For example, it might have $O(n^{3/2})$ computations for O(n) inputs and output Thus, it is desirable from a power-consumption standpoint to keep data in the more compresse logarithmic format during addition as well as during multiplication, and only convert to fixed-put at the end of the computation.

The problem is that LNS addition also requires LUTs [Kadlec, Waz 1995]. Yet FPGAs, the cerm component in reconfigurable computing, are rich in LUTs [Sto 1988]. Three ways to implement LNS are listed by increasing speed (and cost):

- Software running on LUT-based RISC;
- Hybrid software with some LUT-based hardware dedicated to LNS; and
- LUT-based hardware dedicated to LNS [Kadlec].

This paper will discuss such FPGA design alternatives using LNS arithmetic. For design rebetween these alternatives, it synthesize the FPGA aspects of the design from a high-level (C-like notation, known as implicit-style Verilog, using a tool called VITO [Arn 1997] to create the hardware state machines automatically.

It is investigate in this paper the implementation of a conventional CPU inside the FPGA toget with some unconventional hardware for LNS. This paper describes using an FPGA to implement RISC core inspired by a subset of the Advanced RISC Machine's ARM microprocessor [and Rather than simply emulating the ARM, this core is intended to be a platform for an experime measuring the cost-effectiveness of LNS arithmetic. Thus, it named this project the ARM War alike Experiment (AWE) The ARM has been the subject of other academic-design experime [Woo 1997] and has compiler tools available; also ARM is popular in many multimedia system-



space for what other for the Vi board has external 1 convention significant possible w AWE reco flexibility The only c are commo the ARM j sequence of option for Instruction to one usir astructions ogarithmic The essent representati ≤ converted end user, a involving of to deal with desirable.)

Am Aug. 1 positive val mifficult part - Obtain z 2- Approxin - Obtain y The benefit mree lookup Two facts upplications memory loo mquiremen's memory imp wer one hu mow to appro me size of th and x so that

 $s_b(z) =$

thus $s_b(z) \approx$ merpolation while size that

Number 1 Volume 12 March 2006	Journal of Engineering
-------------------------------	------------------------

chip applications where LNS may be useful. Such applications typically need a large memory space for software and data, and thus must assume the logarithm tables required by LNS can fill in what otherwise might be wasted space in a large fixed-size memory chip. AWE is presently targeted for the Virtex-300-FPGA-based VW-300 board from Virtual Computer Corporation. This excellent board has a 1MBx16 external RAM. Since LNS tables occupy an insignificant fraction of this external memory, relatively modest FPGA resources yield numeric speed-up compared to conventional techniques. Putting tables onto the FPGA instead accelerates operations further but at significant-LUT cost. Thus, LNS offers a range of tradeoffs for reconfigurable computing not possible with conventional arithmetic techniques.

AWE reconfigures the meaning of some instructions to assist with LNS implementation. Some flexibility appeared because the processor is implementing only as the configuration of an FPGA. The only constraint is that the instructions under consideration reconfigure should not be ones that are commonly generated by the compiler. For example, the Add-with-Carry (ADC) instruction of the ARM instruction set is infrequently used. It is possible to replace the ADC instruction with a sequence of a few other instructions in the rare instances in which ADC is required. Thus, one option for introducing LNS into our system would be to reconfigure the opcode of the ADC instruction to implement logarithmic multiplication, reducing signed LNS multiply from five cycles to one using insignificant FPGA resources. The ARM instruction set also includes coprocessor instructions, and it will focus on whether it is cost effective to reconfigure this opcode to implement logarithmic addition.

The essential idea with LNS is to convert values into logarithms once and keep them in this representation throughout the entire computation. For example, when a positive value X is input, it is converted into $x = \log_b(X)$. I use capital letters for variables that describe values perceived by the end user, and lower case for the LNS representation. LNS multiplication and division are easy, involving only the addition or subtraction of the logarithmic representation, with some special cases to deal with signs and overflow. (These cases are why reconfiguring the ADC instruction may be desirable.) These special cases are ignored since they have been covered elsewhere [Arn Aug. 1992, King 1971]. Given the LNS representations, $x = \log_b(X)$ and $y = \log_b(Y)$ of the positive values, X and Y, the representation of the product can be formed simply as x + y. The difficult part of LNS is the implementation of addition. LNS addition involves the following steps: 1- Obtain z = y - x, which corresponds to $\log_b(Z) = \log_b(Y/X)$.

2- Approximate $s_b(z) = \log_b(1 + b^z)$, which corresponds to $\log_b(1+Z) = \log_b(1 + Y/X)$.

3- Obtain $y = x + s_b(z)$, which corresponds to $\log_b(X(1 + Y/X)) = \log_b(X + Y)$.

The benefit of this algorithm is that it only needs one lookup from a table (step 2), instead of the three lookups for the more natural approach, $\log_b(X + Y) = \log_b(b^x + b^y)$.

Two facts affected early LNS implementations [King 1971]: 1) practical results for many applications can be achieved using low-precision LNS, and 2) prices were low enough that directmemory lookup could approximate $s_b(z)$ for such low-precision systems. Since its memory requirements grow exponentially with word length, high precision cannot be obtained with directmemory implementation.

Over one hundred papers [xlns] have described variations on LNS techniques, with many showing now to approximate $s_b(z)$ at lower cost than direct lookup. The most common improvement is that the size of the s_b table can be cut in half [King 1971] (without affecting accuracy) by interchanging and x so that z is positive because $s_b(-z) + z = s_b(z)$. Since

 $\lim s_b(z) = z,$

 $z \rightarrow \infty$

mus $s_b(z) \approx z$ for large z, the entire domain of z need not be tabulated [Tay 1988]. Also, interpolation [Arm june1992, Lew 1990, Lew 1994] can increase precision possible with smaller uble size than direct lookup.

IMPLEMENTATION OF FPGA-BASED RISC FOR LNS ARITHMETIC BY SOFTWARE & HARDWARE

Power consumption and battery life are important issues in the design of large FPGA system Recently, Palourias showed that LNS-based circuits can consume less power than a comparate fixed-point (scaled integer) representation since, on average, the high-order bits of LNS-wern exhibit less switching activity [Pal 2000].

LNS is most naturally compared [Arn Aug.1992] against floating-point arithmetic, which typically larger and more accurate than fixed-point arithmetic. The goal of this project is implement LNS arithmetic on the AWE in a 32-bit format that is roughly as precise as the 32-single-precision floating-point format of the IEEE-754 standard (23 bits of precision). It considered both a software LNS implementation on a version of the AWE that lacks any specihardware devoted to LNS, and a hardware implementation of LNS for an alternate version of a AWE that consumes only modest additional FPGA resources.

It is also considered how aggressively the designer should pursue high-speed hardware solutions LNS arithmetic by comparing the modest LNS hardware to a more sophisticated (and expensive LNS design in the literature [Kadlec] implemented in the same FPGA family as our design.

AWE INSTRUCTION SET ARCHITECTURE

This section describes the non-LNS aspects of the AWE core. The AWE is a 32-bit microprocethat supports a subset of the ARM's instruction set. It must be chose this subset to be large enouto run the benchmark programs i were interested in and to enable faithful emulation of those AP instructions that it did not implement in hardware. Like the later versions of the ARM, the AW supports a full 32-bit address space. (Early versions of the ARM supported a 26-bit address space) with the processor's state in the high bits.) The AWE has sixteen general-purpose registers which R15 acts as the program counter. Unlike the ARM, the AWE does not have addit registers used for supervisor mode, but instead saves the processor's state in memory. following describes the binary-compatible instructions of the AWE that behave identically to the of the ARM and describes those ARM instructions not implemented in hardware on the AWE. The primary class of instructions for the AWE is the data-processing instructions. Like any P processor, these instructions operate on two operands with the result going into a third register. example,

ADD R1,R2,R3 AND R4,R5,15 ROR 2 SUB R6,R7,R8 LSL 7

There are 16 such AWE instructions, either involving only an addition/subtraction or a Boome operation. The last operand can be a (possibly rotated) 8-bit immediate value or a regist (possibly shifted/rotated a fixed distance). Unlike the ARM, the AWE does not support shifting rotating by a variable distance, but, as explained below, the AWE has provisions for software emulation of ARM instructions not implemented in hardware.

The second class of instructions on the AWE is the multiply/accumulate instruction:

MUL R1,R2,R3

MLA R1, R2, R3, R4

The latter instruction is the only AWE instruction implemented in hardware that processes operands. Like early versions of the ARM, the AWE only multiplies unsigned 32-bit producing only the low-order 32 bits of the product.

The third class of instructions on the AWE is for relative branch instructions:

B label

BL label

The branch-and-link instruction (BL) saves a return address in R14. The ARM lacks a halt, but a is useful for testbenches. I have defined a branch back to itself (eafffffe) as the halt for the AWE STR R3.[R

= AWE sup

armed 12-b

a indexed re-

mother reg

er (negat

= AWE sup

instru = AWE doe ersion o m attern mough the A isor mod the AW supervise in the ARM, a For For mother four -3-1) = this p the hard mend, the A = 1971]. O mory and terrupt flag di movides a service atio

a AWE, a

and exc

ed, the

correct

m set

tion). \

mple, if

R R14. [F

08.R14.[R1

B R14,R14

DR R14. R1

DR R15.(R1

:LI

moention:

e final class of instructions on the AWE is the load/store instructions:

LDR R1,[R2,4] STR R3,[R4],-4

51K K5,[K4],-4

The AWE supports pre- and post-increment and decrement modification of the index register by an asigned 12-bit constant. The AWE also supports pre-indexed addressing without modification of indexed register. Unlike the ARM, the AWE does not support modification of the index register another register.

he AWE supports conditional execution of instructions, based on four bits of the program-status gister (negative, zero, carry and overflow). These bits are optionally set by data-processing or ultiply instructions. The sixteen conditions supported include signed and unsigned inequality.

AWE does not support multi-register transfer, swap or supervisor mode instructions. The non-S version of the AWE does not support the coprocessor instructions and raises an exception if a gram attempts to execute such an instruction.

though the AWE does not support special supervisor mode instructions, it does have a primitive pervisor mode used for unimplemented instruction traps and external interrupts. The way in the the AWE supervisor mode processes interrupts is completely different from the way the RM supervisor modes process interrupts.

the ARM, an interrupt causes a subset of the registers to be switched for a bank of supervisor sters. For "FIQ" interrupts, R8-R14 are switched, with R14 containing the return address. In other four interrupt modes, R13-R14 are switched. So, in total, there are $16+(14-8+1)+4^*$ +13+1 = 31 ARM registers, of which only 16 are available to the software at any instant. mough this makes the ARM well suited for context switching, the complexity of this scheme is the hardware realisation of this on an FPGA undesirable.

and, the AWE uses a minimalist technique borrowed from the classically elegant PDP-8 [11971]. On that machine, an interrupt causes the return address to be saved at a fixed location memory and execution to proceed from the location following the return address with the erupt flag disabled. Interrupts can only occur when the interrupt flag is enabled. The interrupt provides a semaphore that controls writing to that fixed location. The PDP-8 returns from the erupt service routine by turning the interrupt flag back on and doing an indirect jump through fixed location in memory.

the AWE, an interrupt causes the program counter, R15, to be saved at a fixed location in mory and execution to proceed from the following location. Because the AWE implementation ipelined, the value of the R15 at that moment is somewhat offset from the correct return address, the correct address can be computed from the information saved in memory. The AWE function set includes load instructions with relative addressing (pre-indexed R15 without fification). When R15 is loaded by such an instruction, the effect is identical to a jump indirect. example, if the following AWE code is located so that the label UR15 is at the address where hardware saves the user's R15 and ISR is the label where the hardware resumes execution after exception:

14;saved user R1415;AWE saves user R15 here16STR R14,[R15,-16] ;save user R14 in UR1417DR R14,[R15,-16] ;get UR15 into R1418SUB R14,R14,1219;adjust ret addr for pipe17STR R14,[R15,-24] ;ret addr to UR15

DR R14,[R15,-32] ;restore UR14 into R14 DR R15,[R15,-32] ;indirect jump to UR15 ;LDR R15 supervisor off

N. H. Abbas

IMPLEMENTATION OF FPGA-BASED RISC FOR LNS ARITHMETIC BY SOFTWARE & HARDWARE

Execution proceeds at the label ISR; the interrupt will be processed; and the user's R14 will saved by the software in UR14. Of course, a realistic service routine would have more details and place indicated by the ellipsis (which must be empty for the offsets to be correct here). To exil user's state is restored (in this case, just the restoration of UR14 into R14 is shown). The final to resume execution of the user's code is the LDR R15. The AWE has a feature of the LDR instruction not present on the ARM: the LDR R15 instruction turns supervisor mode off on AWE. This feature causes no problems with a user-mode program having an LDR R15 instruct This feature does mean that LDR R15 can only be used in AWE supervisor mode for the purp-

returning to AWE user mode, as shown above.

Because this return address scheme is non-reentrant, AWE interrupts (and unimplement instruction traps) can only occur in user mode. All supervisor software must be restricted to a instructions supported by the hardware. In order to support ARM supervisor mode software should be possible to write a small kernel that runs ARM supervisor modes under AWE user me

VERILOG CODING

The design was done in the implicit style of Verilog [Arn 1999], which allows easy code register transfers in an Algorithmic State Machine (ASM). It has a register file with two real and one write port. The register file is simply declared as reg[31:0]r[15:0]. At present. chosen a pipeline depth of 3 stages (instruction fetch, instruction decode, execution) as was dome early versions of the ARM . For example, the execution stage for the following:

ADD R1.R2.R3

SUB R4,R1,1

will cause the Verilog non-blocking assignment, r[1] <= 'NCLK r[2]+r[3], to execute in one (reading r[2] and r[3] in the same cycle that the sum is written back into r[1]). Then, in the cycle (when r[1] contains the sum) the non-blocking assignment r[4] <= 'NCLK r[1]-1 will can again causing two reads and one write. It is may decide to increase the pipeline depth in man and a RI,RI increase the clock frequency, but my initial experiments suggest that a depth of 3 stages is used to at least 25MHz. (The B instruction is natural [Arn 1999] for a pipeline depth of 3, although versions of the ARM, such as the StrongArm [Mon 1997], went to a pipeline depth of 5 in mar operate above 200MHz.)

The starting point for our design of the AWE was the tiny textbook example of an ARC and [Arn 1999]. That example was intended to be an illustration of the concepts of pipelined example and it only supports ADD, SUB, MOV and B instructions and the N bit in the program and register. That example does not implement the logical, compare, shift, load, store, multiple and subprogram instructions. That example assumes that the program counter is physically particular R4,R4,R5 register file and that the ARM could be regarded as a Harvard architecture. The load multiply and subprogram instructions use multi-cycle implementation on the AWE (as on the ARM). My reconfigured LNS instruction also uses a multi-cycle implementation.

Like the ARM, the AWE is a Princeton architecture, with the same memory used to same programs and data. I made the implementation choice that there is only one port to the memory. Because of the one-port memory, LDR and STR instructions on the (as on the ARM) take multiple cycles (one to fetch the instruction, another to calculate the difference address and a third to access the data). R15 is not the actual program counter on the ATE man instructions that modify R15 (such as the LDR R15 above) cause the AWE to copy the model from R15 back into a separate program counter in an extra state that only occurs for R15 similar way, the BL instruction takes an extra cycle to save the return address in the multiply/accumulate on the AWE performs the multiply of two register operands and fine inserting an appropriate ADD instruction in the pipeline to fetch the fourth operand. the implementation is similar to microcode. The features of the AWE listed and and

are multin plex-state enter and state machi other vers e impleme grate this q

FTWARE

interpol. of an inte compor e that 0 ZH and Am 1999

Uracv : Bocuracy. ee approa accuracy, 4] argu d bits.)

R2.R2.I R2.R2. R2.0xcf

R4.R2 L R2.R2.R. R6,R3,R R5.[R6].(R4.[R6].(R6.R4.R. R. R5.R6 R0,R1,R

Conta

II when

0

uire multiple states to implement. The ease with which the implicit style allows design of a mplex-state machine is an important factor. Unlike a pure multi-cycle implementation, the AWE ast enter and leave these special states aware of the contents of the pipeline, and this complicates e state machine considerably.

e other version of the AWE that is augmented with an LNS-addition instruction also uses multide implementations, similar in complexity to the integer multiply/accumulate. It was possible to egrate this quickly into the AWE because of the convenience of the implicit style of Verilog.

OFTWARE IMPLEMENTATION

tear interpolation computes $s_b(z_H) + c(z_H) \cdot z_L$ as an approximation for $s_b(z)$, where $c(z_H)$ is the re of an interpolation line and $s_b(z_H)$ is obtained from a table in RAM. Here i split z into two oint components so that $z = z_H + z_L$, where z_H is the high portion of z used to access the table and note that $0 \le z_L \le \Delta = 2^{-N}$ is the low portion which is multiplied by the slope. The division een z_H and z_L occurs N bits after the radix point. It is do not considered partitioning [Bell **1**, Am 1999], which is a more complicated form of interpolation in which Δ varies depending

The are several alternative forms of interpolation, which differ in how $c(z_H)$ is defined and in how the accuracy it can guarantee for the result. For example, choosing $c(z_H) = s_b'(z_H)$ gives 2N + 3of accuracy. Instead, it will be use Lagrange interpolation, which gives 2N + 5 bits. The linearange approach computes $c(z_H)$ as $(s_b(z_H + \Delta) - s_b(z_H)) / \Delta$. Thus a choice of N = 9 gives 23 of accuracy, which is roughly what IEEE-754 provides, leaving 23 - 9 = 14 bits for z_L . (Lewis 1994) argues for better-than-floating-point accuracy, which can be achieved with larger table guard bits.) Here is the AWE code for the LNS addition algorithm without using any LNSeffic instructions:

BS R2,R2,R1 ;R2=z=y-x
DDMI R1,R1,R2 ;if(x>y){ R1=y
SBMI R2,R2,0x00 ; z= z }
MP R2,0xcf ROR 12 ; if z is big
CS L ; skip interpolate
COV R4,R2 LSR 14 ;R4=zH=z>>14
B R2,R2,R4 LSL 14 ;R2=zL=z-(zH<<14)
DD R6,R3,R4 LSL 2 ;R6=addr + (zH<<2)
$\square R R5, [R6], 0x004 ; R5 = sb(zH)$
DR R4, [R6], $0x000$; R4 = sb(zH+Dt)
B R4,R4,R5 ;c(zH)=(sb(zH+Dt)-sb(zH))/Dt
R6,R4,R2; $R6 = c(zH)*zL$
DD R2,R5,R6 LSR 14 ; $R2 = sb(z)$
ADD R0,R1,R2 ;R0 = $min(x,y)+sb(z)$

ming R1 contains x, R2 contains y and R3 contains the starting address of the $s_{\delta}(z_{\theta})$ table, the minoral instructions (ADDMI and RSBMI) put the absolute value of their difference (z) into R2 the smaller of the two of them into R1. The compare and branch instructions avoid rolation when z is outside of the domain in which the function needs to be tabulated. The sing seven instructions implement the interpolation formula. The final ADD combines the rolated approximation for $s_{\delta}(z)$ with the minimum of x and y, forming the logarithm of the sum and Y. On the AWE, the LDR instruction takes three cycles, and the 32-bit integer multiply 36 cycles. (In order to simplify its implementation, the AWE does not exit early on polication in the way the ARM does—the testing of the 32-bit word would slow the cycle time

N. H. Abbas

IMPLEMENTATION OF FPGA-BASED RISC FOR LNS ARITHMETIC BY SOFTWARE & HARDWARE

in our FPGA implementation.) The other eleven instructions are single cycle. The total time for the operand register LNS-addition software on the AWE is 53 cycles.

FPGA IMPLEMENTATION

An advantage of an FPGA is that its functionality can be reconfigured to optimise operations are important for the application at hand. In this case, the LNS-addition algorithm (including interpolation) can be transformed from the above software into equivalent Verilog, making Issue addition part of the instruction set of the AWE. This has the potential to speed up the operation FPGA implementation allows some steps that were done sequentially in §4 to proceed in parallel For example, the summing of $s_b(z_H)$ to the minimum of x and y occurs simultaneously with m fetching of $s_b(z_H + \Delta)$. Also, the first three instructions are reduced to one or two cycles in the hardware implementation as shown in the following implicit Verilog code:

else if (ir1[27:24] == 4'b1110) begin ir2 <= `CLK {12'hf05,ir1[19:0]};

//NOPed SUB -- same ops as LADD

@(posedge sysclk) 'ENS; t <= 'CLK 'PC; minreg <= 'CLK ir1[3:0]; //Y maxreg <= `CLK ir1[19:16];//X z <= 'CLK aluout; // X-Y ir2 <= CLK {12'hf06, ir2[19:0]};//RSB if (aluout[31]) //msb from SUB begin //Y>X, use RSB aluout @(posedge sysclk) 'ENS; maxreg <= 'CLK ir1[3:0]; //Y minreg <= 'CLK ir1[19:16];//X z <= 'CLK aluout; //Y-X end

end

Here, 'ENS indicates Entering a New State, ir1 is the instruction register for the decode stage pipeline (ir1[19:16] points to the register that contains X and ir1[3:0] points to the register assume assume contains Y), ir2 is the instruction register for the execute stage of the pipeline (ir2[25:20] december 200-addition which data-processing operation the AWE's ARM-compatible ALU performs: 05 is subtract cost of bit pointers to registers that contain min(X, Y) and max(X, Y), respectively. The above code and SUB and RSB instructions into the instruction register to obtain z. It takes an extra cycle where the second design roles of X and Y need to be interchanged in order to make z positive. Together with Verlage and more of the shown above, it takes seven or eight cycles outside of the multiplication for LADD to commente and addition Since z_L only needs 14 bits, the multiply in the interpolation can stop after 14 cycles. total time for the Logarithmic-Add instruction (LADD) is either 21 or 22 cycles.

Unlike the actual coprocessor instructions of the ARM, LADD on the ARM PARISON V (coded in the coprocessor group, 1110) accesses the processors' general-purpose means a few of (A few additional internal registers that are not accessible to the programmer, like minute and the AWE is maxreg, are also used.) To simplify the design of LADD, it was assumed that the destination are of Li different register than the registers that contain X or Y, and it was also assumed that either and the speech rec

N

meer of the of changed for u muse this is a meessor and its designs we - Xilinx Virtex



= = not avai Cycles india mattion. The St s are the inte s plus other timesis tool, an 1000

cycles for mirress of the nercial VLS for a par -A CIS

Number 1 Volume 12 Ma	arch 2006
-----------------------	-----------

and registers may be used by LADD as a scratchpad. LADD chooses the one that contains the per of the operands (pointed to by maxreg) as the scratchpad, leaving the minimum value thanged for use at the end of the logarithmic addition algorithm. (Such assumptions are possible cause this is an FPGA-RISC implementation, where optimisations may be shared between the cessor and its software—a luxury not possible for conventional processors.)

A designs were synthesised for the Virtual Computer Corporations' VW-300 board, which uses Xilinx Virtex-300 FPGA. This FPGA has 3,072 logic slices.

	AWE no LNS	AWE with LNS	LNS/noLNS ratio	the second s	ALU + AWE
Hz scles ates ices IGA utilisation ip-flops UTs ites	27 53 19 2,471 80 % 784 3,651 35,114	25 21-22 27 2,560 83 % 850 3,875 37,045	0.92 0.4 1.4 1.04 1.04 1.04 1.08 1.06 1.05	17 8 n/a 2,32 75 % n/a n/a n/a	

Table 1. Comparison of Implementations	
(Assuming these are placed and routed in the same V300 chip)	

n/a = not available)

Cycles indicate how many clock cycles are required to perform the logarithmic addition ration. The States are the total number of states in the state machine that controls the hardware. Ts are the internal lookup tables used as the basic component of the FPGA. A slice consists of s plus other logic and flip-flops. The equivalent gates are those reported by the Xilinx hesis tool, and should be viewed as only a hypothetical estimate of the complexity of the gn.

53 cycles for the software implementation does not include one cycle to initialise R3 to contain address of the table. This cycle is not needed in the hardware implementation because, unlike a mercial VLSI processor, an FPGA processor can be resynthesised to customise the table ress for a particular software program. This is one of the advantages of the reconfigurable mach—A CISC instruction like LADD need not be quite so complex because i can make some plifying assumptions.

LNS-addition aspect of the AWE shares many resources with its non-LNS-aspects. The ginal cost of implementing LNS addition is only 2,560 - 2,471 = 89 slices because of this nurce sharing. These slices are mostly devoted to implementation of the extra states of the mithm.

present design does not implement subtraction. Although for the same accuracy, subtraction is more of the external memory than addition¹⁰, the algorithmic complexity of subtraction is mar to addition. It can thus estimate that at most another 89 slices would be required for fraction, yielding a total of 2,560 + 89 = 2,649 slices

MPARISON WITH OTHER LNS FPGAS

are a few other reports in the literature of FPGA implementations for LNS arithmetic with the AWE might be compared. Wazlowski et al. [Waz 1995] report much more limitedasion use of LNS than that proposed here in a re-configurable platform specialised for hiddentwo speech recognition.

N. H. Abbas

IMPLEMENTATION OF FPGA-BASED RISC FOR LNS ARITHMETIC BY SOFTWARE & HARDWARE

Kadlec et al. [Kadlec] report a 32-bit LNS ALU, with comparable precision to the demonsidered here. It is based on a design promoted by the HSLA project [col 2000], and like a design, has the logarithm tables residing off-chip. Kadlec synthesized this for a larger member the same family of FPGAs used here, and thus can be compared to my design. (A more resources of Kadlec's design uses Virtex-E part, and thus cannot be compared directly to my design. The available data for Kadlec's original design [Kadlec] is shown in the right column in Table above. The clock frequency is roughly two-thirds of that in my design. Kadlec appears to a significant portion of the resources in a fast integer multiplier for quadratic interpolation, and given the limitations of the FPGA, is only able to achieve 8-cycle operation. It should remembered that Kadlec only implements an ALU—there is no processor mentioned to controperation. A fairer comparison is one between my AWE and Kadlec's ALU plus a processince he reports no processor, let us assume that he is using a processor of the same size as the LNS AWE. Since his ALU and processor stand alone from each other, this combination we require 2,325 + 2,471 = 4,796 slices.

The LNS AWE can achieve 25/21.5 = 1.16 MFLOPs using no more than 2,560 + 89 = 2 (including the estimate for subtraction) slices. Kadlec's ALU with a processor could achieve 2.125 MFLOPs using no more than 4,796 slices. A reasonable figure of merit to compare against the LNS AWE is MFLOP/slice. This is roughly $4.4 \cdot 10^{-4}$ for either system. Thus, and no more cost effective than the LNS AWE. In contrast, my non-LNS AWE with software a lower figure of merit: $2 \cdot 10^{-4}$. Thus i conclude that it pays to move from software hardware reconfiguration (which is done easily within my V300 FPGA), but there is marked a lower figure a system as complex as Kadlec (which would require a larger, more specified).

CONCLUSIONS

In this paper the results shown that a modest investment in FPGA resources, on top required for a minimal integer-RISC processor, allows significant improvement implementation of LNS arithmetic. For the particular example of 32-bit LNS, an increase of 4 percent of the FPGA's resources allows a speedup of about 2.5 for logarithmic addition improvement is possible because a significant amount of the resources required can be shared the non-LNS RISC core. In contrast, an earlier attempt [Kadlec] to make a faster LNS ALU at a much higher FPGA cost. Since the justification for LNS must be stated in terms of methods, this preliminary experiment with AWE suggests that a faster LNS implement [Kadlec] is no more cost effective than an economical implementation (like mine). Since takes half the FPGA resources (in a similar RISC-processor context), my design can be assualler, less expensive FPGAs, such as the Virtex-300 used in our experiment.

Were able to conduct this experiment rapidly because of the convenience of the implicit Verilog, which allows efficient multi-cycle state machines to be coded in a natural alg form. The enhanced preprocessor described in the following appendix (VITO 1.4) enables implicit Verilog to produce a one-hot state machine that is accepted by a conventional synthes (in my case, Xilinx's WebPack). VITO is available for download [Arn 1997], as is [Xil 1999].

APPENDIX. ENHANCEMENTS TO VITO

In order to synthesize the AWE, i had to extend the semantics of my VITO preprocessor bepreviously published [Arn 1997, Arn 1999] specifications to cope with memories. As an exof this extension, let's consider something much simpler than the AWE. Here is a nonsensical machine specified in implicit Verilog (the macros 'ENS and 'CLK are expected elsewhere [Sto 1986]):

reg [31:0] a;

== [31:0] d. dways begin @(posedg a <= 'CL @(posedge a <= 'CL end

abels on t creates a miled in i posedge clk) milet Verilog miled here) comment nu

The difference of the concept of the



F

Journal of Engineering

```
reg [31:0] data1, data2;
always
 begin
 @(posedge clk) 'ENS;
  a <= `CLK data1;
 a (posedge clk) 'ENS;
  a <= 'CLK data2;
 end
```

a labels on the left correspond to wires in a one-hot controller. The previous version (1.2) of TO creates a one-hot controller and a corresponding datapath that implements the algorithm stified in implicit-style Verilog. Here the controller has two states, one for each bosedge clk) ENS. The datapath has only the one register, a, in this example. For the above licit Verilog source code, all versions of VITO (including the improved version 1.4 scribed here) translate this into a one-hot controller, with two outputs, whose names are based on e statement numbers of the original Verilog (s4 and s6 here), as shown in Fig. (1):



Fig (1). A two-state one-hot controller.

asynchronous reset makes sure that the flip flop for the starting state contains a one in the first ick cycle and the other flip flop(s) contain zero(s). (An additional flip flop involved in the reset is shown.) Control statements, such as if or while, would cause the corresponding one-hot introller to be more complicated. The outputs of the controller are used to tell the datapath what do. The difference between older versions of VITO and the new version used here is in the mpath. VITO 1.2 generates the datapath by extracting all the non-blocking assignments red by destination). These then specify continuous assignment(s) to wire(s) (whose names e from the concatenation of "new " to the destination register):

= [31:0] new a;

sign new_a = s4 ? data1 : s6 ? data2 : a;

corresponds to a series of two input multiplexors, as shown in Fig. (2).



wire (new a) is the Q input to the destination register (whose D output is a in this case);

= 31:0] a; ays @(posedge clk)

N. H. Abbas	IMPLEMENTATION OF FPGA-BASED RISC FOR LNS ARITHMETIC BY SOFTWARE & HARDWARE	0	N
a <= new_a; Although this works adequately for simple designs up to the complexity of accumulator- general-purpose computers [Arn 1999], this datapath-generation technique is not powerful en- o handle the Verilog coding for the register file of a RISC processor in a correct fashion. example, different addresses may be used to access the register file in different states:		Arnold	th Int
		Arnold	1 N.C.C.
reg [31:0] r[15:0]; reg [31:0] data1, data2; reg [3:0] addr1,addr2;		CG. Bell	
s1: always s2: begin		Cole garithmi	
3: @(posedge clk) `ENS; 4: r[addr1] <= `NCLK data1;		ling 197	1]N

\$5: @(posedge clk) 'ENS; r[addr2] <= 'NCLK data2; s6: s7: end

agarithmic n For simulation, a different macro, 'NCLK, is required when the destination is a memory, suc r[addr1]. The first state assigns the value data1 to the register whose number is specified by and Lewis, (19 The second state assigns the value data2 to a different register given by addr2. For inst metic units, l situations like this occur in the coding of the AWE between data-processing and branch-and instructions. Using VITO 1.2 with the above would generate the following erroneous code:

wire [31:0] new r[15:0]; assign new r[addr1]=s4 ? data1 : m[addr1]: assign new r[addr2]=s6 ? data2 : m[addr2];

This is illegal since Verilog does not allow an array of wires. In order to overcome this restrict developed a new version (1.4) of VITO that generates the datapath in a new way:

reg [31:0] r; always @(posedge clk) begin r[addr1] <= s4 ? data1 : r[addr1]; r[addr2] <= s6 ? data2 : r[addr2]; end

The semantics of the non-blocking assignment allow these separate assignments to be granted together into a single always block. This coding style is compatible with the IEEE P1364.1 synthesis standard, and should be synthesizable by any commercial tool that accepts only style.

REFERENCES

M. Arnold, T. Bailey, and J. Cowles, (1992), Comments on 'An architecture for additional subtraction of long word length numbers in the logarithmic number system, IEEE Trans. Common 41, pp. 786-788, June.

M. Arnold, T. Bailey, J. Cowles, and M. Winkel, (1992), Applying features of IEEE sign/logarithm arithmetic, IEEE Trans. On Comput., 41, pp.1040-1050, Aug.,

manaro, et cal Journal

mon.Lett.,7,

lec et al., I

Lewis, (19

bouras and DADS 2000: ion, Gottin

grammab mon on W

mentis, (198 sty of Flor

Evior, R. REF. IEEE T

wski, A memor aug5 Interna

woods, P. D. nous A

ww.xinst

E (199 Terenco

0	Number 1	Volume 12	March 2006	Journal of Engineering
signs, 6th		rilog HDL Con	ference, Santa C	erts implicit style Verilog into one-hot lara, CA, pp. 38-45, March 31-April 3,.
	(1999), Verilog Saddle River, N		uter Design: Alg	orithms into Hardware, PTR Prentice
	and A. Newell, (′ork, NY,.	1971), Comput	er Structures: Re	adings and Examples, ch. 5, McGraw-
				, (2000), Arithmetic on the European 7, pp. 702-715, July.
attron.Le	tt.,7, pp.56-58, Ja	un.		iltering Using Logarithmic Arithmetic, as.cz/idealist-east/vilach/sld001.htm
M. Lewi	is, (1990), An arc	chitecture for a	ddition and subtr	action of long word length numbers in 0. 1325-1336, Nov
M. Lewi timetic u	is, (1994), Interle inits, IEEE Trans	eaved memory . Comput., 43, j	function interpol pp. 974-982, Aug	ators with application to accurate LNS
Montana afinical Jo	ro, et al., (1997 ournal, 9, No. 1,.), A 160-MH: See also <u>www.</u>	z, 32-b, 0.5-W (intel.com/design/	CMOS RISC microprocessor, Digital strong/.
MOS :	s and T. Stoura 2000: Internation Gottingen, Germ	nal Workshop	on Power and	er system for low-power arithmetic," Timing Modeling, Optimization and 294,.
= Program	mmable Logic D on WebPack.	ata Book, Xili	nx, San Jose, (19	999), See www.support.xilinx.com for
Stouraitis persity o	s, (1986), Logarit of Florida, Gaines	hmic Number 8 wille, pp. 122-1	System Theory, A 24,.	nalysis, and Design, PhD Dissertation,
L Taylo	r, R. Gill, J. Jo EEE Trans. Com	oseph, and J.] put., C-37, pp. 1	Radke, (1988), A 190-199,	A 20 Bit logarithmic number system
mouted r	nemory MIMD r	nulticomputer v	with reconfigurab	5), Performing log-scale addition on a le computing capabilities, Proceedings op. III-211 - III-214,.
Woods	s, P. Day, S. B. F nous ARM micro	urber, J. D. Ga processor, IEE	rside, N. C. Pave E Trans. on Com	r, and S. Temple, (1997), AMULET1: put., 46, No. 4, pp. 385-398, April.
=] www	w.arm.com.			

] www.xlnsresearch.com.

et al., (1999), A 32b 64-matrix parallel CMOS processor, IEEE International Solid-State