(1)
Implementation of a Proposed Load-Shedding System Using Altera DE2 FPGA. jcoeng 2017, 23 (5), 76-93. https://doi.org/10.31026/j.eng.2017.05.06.