[1]
“Implementation of a Proposed Load-Shedding System Using Altera DE2 FPGA”, jcoeng, vol. 23, no. 5, pp. 76–93, Apr. 2017, doi: 10.31026/j.eng.2017.05.06.