SYSTOLIC ARRAY FOR REALIZATION OF DISCRETE WAVELET TRANSFORM
Main Article Content
Abstract
This paper introduce a new method for using a systolic array to perform the one, and two dimension discrete wavelet transform (1-D DWT, and 2-D DWT). The 1-D needs only a semi-systolic array for its realization. However, it was found that the 2- D method needs the combination of two types of semi-systolic array into one systolic array to achieve its implementation.
Article Details
How to Cite
Publication Dates
References
C. S. Burrus, R. A. Gopinath, and H. Guo, “Introduction to Wavelets and Wavelet Transforms”, Prentice hall, 1998.
E. E. Swartzlander, Jr., "Systolic FFT processors", in Systolic Arrays, W. Moore, A. McCabe, and R. Urquhart, Eds. Boston, MA: Adam Hilger, 1987, pp. 133-140.
J. C. Goswami and A. K. Chan, “ Fundamentals of Wavelets: Theory Algorithms, and Applications”, John Wiley & Sons Inc., 1999.
J. O'Brien, J. Mather, an B. Holland, "A 200 MIPS single-chip 1K FFT processor," in IEEE Inst. Solid-State Circuits Conf. Rec., 1989, pp. 166-167.
M. H. Lee, "High speed multidimentional systolic arrays for discrete Fourier transform", IEEE Trans. Circuits Syst. II, vol. 39, pp. 876-879, 1992.
M. B. Martin, “Applications of Multiwavelets to Image Compression”, M.Sc. thesis, Virginia Polytechnic Institute and State University, Virginia, June, 1999.
S. Y. Kung, VLSI Array Processors. Englewood Cliffs, NJ: Prentice-Hall, 1988.
V. Strela, “Multiwavelets: Theory and Applications” Ph.D thesis, Massachusetts Institute of Technology, 1996.