Comparative Reliability Analysis between Horizontal-Vertical-Diagonal Code and Code with Crosstalk Avoidance and Error Correction for NoC Interconnects
Main Article Content
Abstract
Ensuring reliable data transmission in Network on Chip (NoC) is one of the most challenging tasks, especially in noisy environments. As crosstalk, interference, and radiation were increased with manufacturers' increasing tendency to reduce the area, increase the frequencies, and reduce the voltages. So many Error Control Codes (ECC) were proposed with different error detection and correction capacities and various degrees of complexity. Code with Crosstalk Avoidance and Error Correction (CCAEC) for network-on-chip interconnects uses simple parity check bits as the main technique to get high error correction capacity. Per this work, this coding scheme corrects up to 12 random errors, representing a high correction capacity compared with many other code schemes. This candidate has high correction capability but with a high codeword size. In this work, the CCAEC code is compared to another well-known code scheme called Horizontal-Vertical-Diagonal (HVD) error detecting and correcting code through reliability analysis by deriving a new accurate mathematical model for the probability of residual error Pres for both code schemes and confirming it by simulation results for both schemes. The results showed that the HVD code could correct all single, double, and triple errors and failed to correct only 3.3 % of states of quadric errors. In comparison, the CCAEC code can correct a single error and fails in 1.5%, 7.2%, and 16.4% cases of double, triple, and quadric errors, respectively. As a result, the HVD has better reliability than CCAEC and has lower overhead; making it a promising coding scheme to handle the reliability issues for NoC.
Article received: 30/12/2022
Article accepted: 07/04/2023
Article published: 01/07/2023
Article Details
How to Cite
Publication Dates
References
Ahmed, S.A., and Al-Hindawi, A.M.J., 2023. Double-Staged Syndrome Coding Scheme for Improving Information Transmission Security over the Wiretap Channel. Journal of Engineering, 29(2), pp.112-136. Doi: 10.31026/j.eng.2023.02.08
Asaad K. Chlaab, Flayyih, W.N., and Rokhani, F.Z., 2020. Lightweight hamming product code based multiple bit error correction coding scheme using shared resources for on chip interconnects. Bulletin of Electrical Engineering and Informatics, 9(5), pp.1979-1989. Doi: 10.11591/eei.v9i5.1876.
Asaad K. Chlaab, Flayyih, W.N., and Rokhani, F.Z., 2020. Reliability Analysis of Multibit Error Correcting Coding and Comparison to Hamming Product Code for On-Chip Interconnect. Journal of Engineering, 26(6), pp.94-106. Doi:10.31026/j.eng.2020.06.08.
Flayyih, W.N., 2018. Crosstalk aware multi-bit error detection with limited error correction coding for reliable on-chip communication. International Journal of Computer Applications, 179(40), Doi: 10.5120/ijca2018916934.
Flayyih, W.N., Samsudin, K., Hashim, S.J., Ismail, Y.I., and Rokhani, F.Z., 2015. Adaptive multibit crosstalk-aware error control coding scheme for on-chip communication. IEEE Transactions on Circuits and Systems II: Express Briefs, 63(2), pp.166-170. Doi: 10.1109/TCSII.2015.2483379.
Flayyih, W.N., Samsudin, K., Hashim, S.J., Ismail, Y., and Rokhani, F.Z., 2020. Multi‐bit error control coding with limited correction for high‐performance and energy‐efficient network on chip. IET Circuits, Devices & Systems, 14(1), pp.7-16, Doi: 10.1049/iet-cds.2018.5282.
Flayyih, W.N., Samsudin, K., Hashim, S.J., Rokhani, F.Z., and Ismail, Y.I., 2013, September. Improved undetected error probability model for JTEC and JTEC-SQED coding schemes. In 2013 IEEE International Conference on Circuits and Systems (ICCAS) (pp. 27-32). IEEE, Doi: 10.1109/CircuitsAndSystems.2013.6671640.
Flayyih, W.N., Samsudin, K., Hashim, S.J., Rokhani, F.Z., and Ismail, Y.I., 2014. Crosstalk-aware multiple error detection scheme based on two-dimensional parities for energy efficient network on chip. IEEE Transactions on Circuits and Systems I: Regular Papers, 61(7), pp. 2034-2047. Doi: 10.1109/TCSI.2013.2295952.
Fu, B., and Ampadu, P., 2009. On hamming product codes with type-II hybrid ARQ for on-chip interconnects. IEEE Transactions on Circuits and Systems I: Regular Papers, 56(9), pp. 2042-2054. Doi: 10.1109/TCSI.2009.2026679.
Fu, B., and Ampadu, P., 2012. Error control for network-on-chip links. Springer. Doi: 10.1007/978-1-4419-9313-7.
Ganguly, A., Pande, P.P., and Belzer, B., 2009. Crosstalk-aware channel coding schemes for energy efficient and reliable NOC interconnects. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 17(11), pp. 1626-1639. Doi: 10.1109/TVLSI.2008.2005722.
Giovanni D., Benini, L., and Micheli, 2002. Networks on chips: A new soc paradigm. IEEE Computer, 35(1), pp. 70-78. Doi: 10.1109/2.976921.
Gul, M., Chouikha, M., and Wade, M., 2017. Joint crosstalk aware burst error fault tolerance mechanism for reliable on-chip communication. IEEE Transactions on Emerging Topics in Computing, 8(4), pp. 889-896. Doi: 10.1109/TETC.2017.2787549.
Kishani, M., Zarandi, H.R., Pedram, H., Tajary, A., Raji, M., and Ghavami, B., 2011. HVD: horizontal-vertical-diagonal error detecting and correcting code to protect against with soft errors. Design Automation for Embedded Systems, 15, pp. 289-310, Doi: 10.1007/s10617-011-9078-2.
Kose, S., Salman, E., and Friedman, E.G., 2010. Shielding methodologies in the presence of power/ground noise. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19(8), pp. 1458-1468, Doi: 10.1109/TVLSI.2010.2054119.
Lakshmi, K.A.S.S., Keerthi, A.M., Sri, K.M., and Vinodhini, M., 2020, June. Code with crosstalk
avoidance and error correction for network on chip interconnects. In 2020 4th International
Conference on Trends in Electronics and Informatics (ICOEI)(48184) (pp. 75-79). IEEE. Doi: 10.1109/ICOEI48184.2020.9143002.
Mohammed, H. J., Flayyih, W.N., and Rokhani, F.Z., 2019. Tolerating permanent faults in the input port of the network on chip router. Journal of Low Power Electronics and Applications, 9(1), P. 11. Doi: 10.3390/jlpea9010011.
Murali, S., Theocharides, T., Vijaykrishnan, N., Irwin, M.J., Benini, L., and De Micheli, G., 2005. Analysis of error recovery schemes for networks on chips. IEEE Design & Test of Computers, 22(5), pp. 434-442. Doi: 10.1109/MDT.2005.104.
Rahimipour, S., Flayyih, W.N., El-Azhary, I., Shafie, S., and Rokhani, F.Z., 2012, October. A survey of on-chip monitors. In 2012 IEEE International Conference on Circuits and Systems (ICCAS) (pp. 243-248). IEEE. Doi: 10.1109/ICCircuitsAndSystems.2012.6408286.
Rahimipour, S., Flayyih, W.N., Kamsani, N.A., Hashim, S.J., Stan, M.R., and Rokhani, F.Z.B., 2020. Low-power, highly reliable dynamic thermal management by exploiting approximate computing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 28(10), pp. 2210-2222, Doi: 10.1109/TVLSI.2020.3012626.
Rahimipour, S., Flayyih, W.N., Kamsani, N.A., Stan, M., and Rohani, F.Z., 2015, September. Investigating the impact of on-chip interconnection noise on dynamic thermal management efficiency. In 2015 IEEE International Circuits and Systems Symposium (ICSyS) (pp. 85-89). IEEE. Doi: 10.1109/CircuitsAndSystems.2015.7394070.
Rahman, M.S., Sadi, M.S., Ahamed, S., and Jurjens, J., 2015, May. Soft error tolerance using horizontal-vertical-double-bit diagonal parity method. In 2015 International Conference on Electrical Engineering and Information Communication Technology (ICEEICT) (pp. 1-6). IEEE, Doi: 10.1109/ICEEICT.2015.7307411.
Singh, A.K., 2016, December. Error detection and correction by hamming code. In 2016 International Conference on Global Trends in Signal Processing, Information Computing and Communication (ICGTSPICC) (pp. 35-37). IEEE. Doi: 10.1109/ICGTSPICC.2016.7955265.
Shamshiri, S., Ghofrani, A., and Cheng, K.T., 2011, September. End-to-end error correction and online diagnosis for on-chip networks. In 2011 IEEE International Test Conference (pp. 1-10). IEEE. Doi: 10.1109/TEST.2011.6139156.
Shirmohammadi, Z., and Miremadi, S.G., 2017, October. SDT-free: An efficient crosstalk avoidance coding mechanism considering inductance effects. In 2017 7th International Conference on Computer and Knowledge Engineering (ICCKE) (pp. 293-297). IEEE, Doi: 10.1109/ICCKE.2017.8167894.
Vinodhini, M., and Murty, N.S., 2018. Reliable low power NoC interconnect. Microprocessors and Microsystems, 57, pp. 15-22, Doi: 10.1016/j.micpro.2017.12.008.
Vinodhini, M., Lillygrace, K., and Murty, N.S., 2015, December. A fault tolerant NoC architecture with runtime adaptive double layer error control and crosstalk avoidance. In 2015 IEEE International Conference on Computational Intelligence and Computing Research (ICCIC) (pp. 1-6). IEEE, Doi: 10.1109/ICCIC.2015.7435690.
Wang, B., Xie, J., Mao, Z., and Wang, Q., 2011, October. Multiple continuous error correct code for high performance network-on-chip. In 2011 Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics (pp. 98-101), IEEE. Doi: 10.1109/PrimeAsia.2011.6075080.
Yu, Q., and Ampadu, P., 2009. Adaptive error control for nanometer scale network-on-chip links. IET computers & digital techniques, 3(6), pp. 643-659. Doi: 10.1049/iet-cdt.2008.0132.
Zangeneh, M., and Masoumi, N., 2010, January. Throughput optimization for interleaved repeater-inserted interconnects in VLSI design. In 2010 3rd International Nanoelectronics Conference (INEC) (pp. 1443-1444). IEEE. Doi: 10.1109/INEC.2010.5424802.